
Design Verification - Staff Engineer
- Ho Chi Minh City
- Permanent
- Full-time
- Playing as a technical expert and contributing to the definition of project architecture.
- Providing technical expertise and guidance to the Design Verification (DV) team, including test plan reviews, testbench architecture reviews, and overall technical support.
- Collaborating with Design and Verification teams to develop and execute comprehensive verification strategies.
- Defining and implementing verification plans for Serdes/PHY chip designs.
- Creating and maintaining testbenches using industry-standard verification tools and methodologies.
- Performing functional and performance verification of complex digital designs.
- Working closely with digital design, analog, and architecture teams to identify and resolve design issues.
- Analyzing and debugging simulation failures, and providing detailed reports on verification results.
- Mentoring and guiding junior verification engineers.
- Modeling and verifying DSP design circuits using MATLAB and/or co-simulation (System-C/C++ and System Verilog).
- Ensuring verification sign-off for various chips, guaranteeing timely release with exceptional quality.
- Education: BS/MS/PhD in Electrical Engineering, Computer Engineering, Electronics and Telecommunications Engineering, or a related field.
- Technical Skills:
- Proficiency in verification languages such as SystemVerilog, UVM, and scripting languages (Python, Perl, etc.).
- Strong understanding of ASIC design flow, digital design, and verification methodologies.
- Experience with industry-standard EDA tools (e.g., Cadence, Synopsys, Mentor Graphics).
- Strong mathematical skills and experience with Digital Signal Processing (DSP), including DSP modeling in MATLAB.
- Problem-Solving: Strong problem-solving and debugging skills.
- Communication: Fluent in English with excellent communication skills.
- Preferred Qualifications:
- Experience with high-speed Serdes/PHY interfaces design and design verification.
- Ability to understand chip-level, subsystems, and complex blocks to define the strategy and scope of Design Verification.
- Capability to define and develop testbenches for chip-level, subsystems, and complex blocks using advanced verification methodologies (e.g., Universal Verification Methodology (UVM)).
- Experience in chip-level verification and strong knowledge of test-plan generation.
- Ability to contribute to the definition of project architecture.